malware
11-26-2007, 05:57 PM
Rambus Inc. plans to announce this Wednesday a new memory signaling technology initiative targeted at delivering a Terabyte-per-second of memory bandwidth, which the company touts as a solution for next-generation multi-core, game and graphics applications. Rather than simply increasing the clock speed of memory to achieve higher output, Rambus looks to boost bandwidth with a 32X data rate. Just as DDR memory technologies doubles transfer on a single, full clock signal cycle, Rambus’ proposed technology is able to data at 32 times the reference clock frequency. With 32X technology, the memory company is targeting a bandwidth of 16Gbps per DQ link with memory running at 500MHz. In contrast, today’s DDR3 at 500MHz achieves a bandwidth of 1Gbps. The terabyte bandwidth memory method is slated for year 2011. Rambus has also recently received early silicon capable of demonstrating its technology. The early test rig uses emulated DRAM chips, connected to a Rambus memory controller at a 32X data rate capable of 64Gbps. Rambus will show it this Wednesday at the Rambus Developer Forum in Tokyo, Japan.
Source: DailyTech (http://www.dailytech.com/article.aspx?newsid=9771)
Source: DailyTech (http://www.dailytech.com/article.aspx?newsid=9771)